Introduction
With the scaling of advanced MOSFETs, the variation of device parameters such as "V th -variability" has been recently focused [1] . This issue is primarily discussed from the viewpoint of the gate line-edge roughness (LER) [2] or the fluctuation of impurity doping. Plasma processing is widely used in manufacturing process and plasma-induced damage (PID) has been studied extensively. In general, PID is classified as charging damage, physical damage and radiation damage [3] . The charging damage induces the gate dielectric reliability degradation [3] , while the physical damage, Si recess structure, leading to device performance change [4] [5] . However, there have been few reports on the effects of PID on V th -variability which will be extremely significant for realizing high performance devices. In this article, the effects of the charging and physical damage on the device performance degradation are comprehensively modeled in terms of the plasma-induced V th -variability.
Model for plasma-induced threshold voltage shift
Basic mechanisms of PID are illustrated in Fig. 1 . Both charging and physical damage are focused in the below. 
Threshold Voltage Shift Variation by Charging Damage
Charging damage is attributed to conduction current from plasma as shown in Fig. 1 . (Note that plasma is considered to be a current source.) This charging current induces performance degradation, i.e., threshold voltage shift (ΔV th ). For reliability assessment, the electrical stressinduced ΔV th such as bias temperature instability (BTI) has been extensively studied, and its field dependence has been reported [6] . As discussed later (Fig. 2) , the dependence of ΔV th on the stress current density I stress can be described by,
where g(T) and t s are the temperature-acceleration factor and stress time, respectively. n and α are the respective power-law components. From Fig. 1 and eq. (1), one can obtain for the charging-induced ΔV th -variability,
Thus, the ΔV th -variability depends on variations of the plasma and device parameters as suggested in Fig. 1 .
Threshold Voltage Shift Variation by Physical Damage
Si recess structure is associated with the physical damage and has become a key issue [4] . The recess depth (d R ) depends on the energy of ion from plasma and the surface reaction layer thickness [5] . As shown later (Fig. 4) , we can write its dependence on plasma parameters as,
where A is a constant and β is the power-law component dependent on process conditions. The dependence of ΔV th on d R was found to be expressed by [7] g R th
where B is defined by device structural parameters [7] and L g is the gate length. Thus, one can obtain
Note that the range of ΔV th variation ( th th
should also be considered for evaluating the V th -variability.
Experimental
The damage was produced in an inductively coupled plasma (ICP) reactor with an Ar gas for 30 s. RF bias at 13.56 MHz was applied with various powers ranging from 0 to 150 W. Plasma diagnostics determined the average self dc bias (V dc ) and the plasma potential (V p ). The present configuration results in an average impacting ion energy E i (= q(V p -V dc ) ) ranging from 11 to 190 eV. N-MOSFETs with 7-nm-thick SiO 2 and high-k gate stack (HfAlO x /SiO 2 ) were used for the charging damage study. Drain current-voltage (I d -V g ) characteristic were obtained for various devices (different antenna ratios). N-type Si wafers were used for the physical damage study and the I d -V g characteristics were simulated by TCAD with various d R being introduced, by assuming an offset spacer etch. Figure 2 shows typical examples of I d -V g characteristic. V th is clearly shifted. By using constant current stress (CCS) and comparing the V th of damaged devices (See Fig. 2) , we predicted I p as ~ 1×10 -9 (A). This value is consistent with that determined from plasma diagnostics (3×10 -9 (A)). As seen in Fig. 3 , the ΔV th increases with an increase in effective antenna ratio r. The power-law component α of r in eq. (1) was estimated to be 0.30 for the charging damage. This is consistent with the value by CCS (0.34), verifying the model by eq. (1). Therefore, we can speculate that the variations of I ion , I e , and n p impact on the ΔV th -variability by a factor of 0.30 via I p (See Fig. 1 ). Moreover, one should consider two critical scenarios: (1) Although high-k devices determine similar α (0.37), they naturally exhibit larger charge trapping [3] (~ ΔV th ). This unique feature may enhance the V th variation range. (2) Even if the variations of I ion , I e , and n p are suppressed, that of r is difficult to be done. Consideration of the effect of antenna ratio range (a few orders) on the ΔV th variation is indispensable. Figure 4 shows the d R as a function of (V p -V dc ). The d R was calculated from the thicknesses of damaged layers obtained by spectroscopic ellipsometry with optimized optical structure and from surface sputtering mechanism predicted by molecular dynamics simulations [5] . The β in eq. (3), i.e., "the impact factor" β in eq. (5), was determined experimentally to be 0.33. The ΔV th calculated from TCAD for various d R is illustrated in Fig. 5 . As seen in Fig. 5 , although the impact factor β is close to those by charging damage (α), one should note that the L g shrinkage enhances the V th variation range in scaled devices. 
Results and Discussion

Conclusion
The impacts of plasma-induced damage on the V th -variability were modeled and experimentally clarified in terms of plasma parameters. We found the similar effects on V th -variability for both charging and physical damage. In addition to the above effects, one should consider that high-k dielectrics, antenna design rule and device shrinkage enhance the V th variation range in advanced MOSFETs.
